(1)
Secured AES 256 Using Verilog. iesijmer 2025, 1 (1), 37-44.