“Secured AES 256 Using Verilog”. IES International Journal of Multidisciplinary Engineering Research, vol. 1, no. 1, Mar. 2025, pp. 37-44, https://www.iescepublication.com/index.php/iesijmer/article/view/5.