1.
Secured AES 256 Using Verilog. iesijmer [Internet]. 2025 Mar. 11 [cited 2025 Jun. 19];1(1):37-44. Available from: https://www.iescepublication.com/index.php/iesijmer/article/view/5